• Designed a generic Cache simulator module and modeled L1, L2 caches augmented with a Victim Cache. • Implemented using C++ and evaluated with SPEC address traces for gcc, perl, vortex, compress and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback