Verilog sees it as the latter: on the 1->0 transition, run the code. It could care less what the logic is before or after the transition, just that the transition occured. <BR><BR>Practically, there's ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback